

**PENTING / IMPORTANT:**

Kandungan Pro Forma ini tidak boleh diubah tanpa kelulusan Senat bagi perkara-perkara yang telah ditandakan\*. Pindaan kepada perkara lain boleh diluluskan di peringkat Akademi/Fakulti/Institut/Pusat.

*Contents of this Pro Forma shall not be changed without the Senate's approval for items indicated with \*. Changes to the other items can be approved at the Academy/Faculty/Institution/Centre level.*

	<b>Versi Bahasa Malaysia Malay Version</b>	<b>Versi Bahasa Inggeris English Version</b>
Akademi/Fakulti/Institut/Pusat <i>Academy/Faculty/Institute/Centre</i>	Fakulti Kejuruteraan	<i>Faculty of Engineering</i>
Jabatan <i>Department</i>	Jabatan Kejuruteraan Elektrik	<i>Department of Electrical Engineering</i>
Nama Program Akademik <i>Name of Academic Programme</i>	Sarjana Muda Kejuruteraan Elektrik	<i>Bachelor of Electrical Engineering</i>
Kod Kursus* <i>Course Code*</i>	KIE4018	<i>KIE4018</i>
Tajuk Kursus* <i>Course Title*</i>	Rekabentuk VLSI	<i>VLSI Design</i>
Kredit* <i>Credit*</i>	2	<i>2</i>
Masa Pembelajaran Pelajar (SLT) <i>Student Learning Time (SLT)</i>	80	<i>80</i>
Prasyarat/Keperluan Minimum Kursus <i>Course Pre-requisite(s)/Minimum Requirement(s)</i>	-	<i>-</i>
Hasil Pembelajaran Kursus* <i>Course Learning Outcomes*</i>	Di akhir kursus ini, pelajar dapat: <ol style="list-style-type: none"> <li>1) Merekabentuk logik VLSI sebagai litar, rajah lidi, dan bentangan berdasarkan peraturan rekabentuk dan spesifikasi.</li> <li>2) Menganalisa prestasi CMOS dalam terma keluasan, kuasa dan kelajuan</li> <li>3) Menilai ciri-ciri teknologi VLSI dan bagaimana ia</li> </ol>	<i>At the end of the course, students are able to:</i> <ol style="list-style-type: none"> <li>1) <i>Design VLSI logic as circuits, stick diagrams and layout subject to design rules and specification</i></li> <li>2) <i>Analyse CMOS performance in terms of area, power and speed</i></li> <li>3) <i>Evaluate the properties of VLSI technology and</i></li> </ol>

	<b>Versi Bahasa Malaysia Malay Version</b>	<b>Versi Bahasa Inggeris English Version</b>
	memberi impak kepada implementasi logik, rekabentuk optima dan rekabentuk sistem.	<i>how they affect logic implementation, optimisation and system design.</i>
Kemahiran Insaniah <i>Soft Skills</i>	Pemikiran Kritis dan Penyelesaian Masalah (CT1-CT3)	<i>Critical Thinking and Problem Solving (CT1-CT3)</i>
Sinopsis Kandungan Kursus <i>Synopsis of Course Contents</i>	Kursus ini bertujuan memberi pengenalan pada rekabentuk litar <i>very large scale integration (VLSI)</i> . Topik lanjutan termasuk: teknologi IC, alat CAD, bentangan, peraturan rekabentuk, ciri-ciri litar CMOS dan perkiraan prestasi, sel piawai dan rekabentuk penuh biasa, senibina untuk VLSI, masa dan kebolehujian.	<i>This course is intended to be an introduction to the design of very large scale integration (VLSI) circuits. Advanced topics includes: IC technology, CAD tools, layout, design rules, CMOS circuit characterization and performance estimation, standard cells and full custom designs, architectures for VLSI, timing, and testability.</i>
Pemberatan Penilaian* <i>Assessment Weightage*</i>	Penilaian Berterusan: 40% Peperiksaan Akhir: 60%	<i>Continuous Assessment: 40% Final Examination: 60%</i>
Kaedah Maklum Balas Tentang Prestasi <i>Methodologies for Feedback on Performance</i>	Gred/markah untuk tugas, ujian dan/atau pembentangan individu diumumkan dalam kelas dan/atau dipamerkan di papan kenyataan.	<i>Grades/marks for assignment, test and/or individual presentation announced in class and/or displayed on the notice board</i>
Kriteria Dalam Penilaian Sumatif <i>Criteria in Summative Assessment</i>	Sila rujuk Kaedah-Kaedah Universiti Malaya (Pengajian Ijazah Pertama) 2019 dan Peraturan-Peraturan Universiti Malaya (Pengajian Ijazah Pertama) 2019	<i>Please refer to the University Of Malaya (First Degree Studies) Rules 2019 And University Of Malaya (First Degree Studies) Regulations 2019</i>